DESIGN AND SIMULATION OF I2C PROTOCOL

Ankit Kumar Yadav; Prof. Usha Mehta

doi:10.17605/OSF.IO/694CZ

Authors

Ankit Kumar Yadav Institute of Technology Nirma University, Ahmdabad, Gujrat, India
Prof. Usha Mehta Institute of Technology Nirma University, Ahmdabad, Gujrat, India

DOI:

https://doi.org/10.17605/OSF.IO/694CZ

Keywords:

SDA, SCL, I2C, SPI, UART, HDL, RTL

Abstract

With developing technology, complex electronic circuits are being developed. These electronic components are integrated on a single chip known as a system on chip (SoC). Different electronic components need to communicate with each other for transferring information. To decrease the further complexity by decreasing interconnects we can use serial communication which requires less hardware as information is passed serially on a single line for transferring information between different electronic components for this we will use I2C protocol. I2C protocol works on serial communication, it has only two bus one is for serial clock(SCL) and the other one is for serial data(SDA). It is used for connecting high-speed peripherals to low-speed peripherals. Verilog Code has been written for design FSM, clock divider, data storage then RTL schematic has been generated. Through Simulation proper functionality has been checked for the reading of data from slave 1, slave 2, slave 3 to check the operation of a single master and multiple slaves

Downloads

Download data is not yet available.

References

Philips Semiconductors, “The I2C-Bus Specifications”, version 2.1, January 2000.

P.Venkateswaran, Madhumita Mukherjee, Arindam Sanyal, Snehasish Das and R.Nandi, “Design and Implementation of FPGA Based Interface Model for Scale-Free Network using I2C Bus Protocol on Quartus II 6.0”, International Conference on Devices for communication 2009.

BollamEswari, N.Ponmagal, K.Preethi, S.G.Sreejeesh “Implementation of I2C Master Bus Controller on FPGA”, International conference on Communication and Signal Processing,pp,1113-1116, 2013.

A. K. Oudjida, M. L. Berrandjia, R. Tiar, A. Liacha, K. Tahraoui, “FPGA Implementation of I2C & SPI Protocols:a Comparative Study”, 16th IEEE International Conference on Electronics, Circuits, and Systems, December 2009, pp. 507-510.

Ramesh Bhakthavatchalu, Deepthy G R, Vidhya S and Nisha V, “Design and Analysis of Low power Open Core Protocol Compliant Interface using VHDL”, International Conference on Emerging Trends in Electrical and Computer Technology,23-24 March,2011

Steve Golson, “State machine design techniques for Verilog and VHDL”, Synopsys Users Group Conference,1994

Wolfgang Grieskamp, Yuri Gurevich, Wolfram Schulte and Margus Veanes, “Generating Finite State Machines from Abstract State Machines”, International Symposium on Software Testing and Analysis, July 2002, Vol.27, No. 4, pp. 112-122.

Bijoy Kumar Upadhyaya and Salil Kumar Sanyal, “Design of A Novel FSM based Reconfigurable Multimode Interleaver for WLAN Application”, International Conferences on Devices and Communications,24-25 February 2011

Nrusingh Prasad Dash, Ranjan Dasguptay, Jayakar Chepadaz and Arindam Halder, “Event Driven Programming for Embedded Systems - A Finite State Machine Based Approach”, The Sixth International Conference on Systems, 23-28 January, 2011

Samir Palnitkar, Verilog HDL-A Guide to Digital Design and Synthesis, Sun Soft Press, 1996.